

***Semiconductor
Electronics: Materials,
Devices and Simple
Circuits***

SIMIL RAHMAN

***MSc Phy, D. Electrical
Electronics Engineering,
B.Ed, SET, MA Eng***

Ph.D(Doing)

***M.E.S Indian School Doha
Qatar***

Similar

Any device whose action is based on the controlled flow of electrons through it is called an electronic device.

The branch of physics that deals with the study of these electronic devices is called electronics.

between valence and conduction bands.

for Si $\rightarrow E_g = 1.21 \text{ eV}$ at 0K
for Ge $\rightarrow E_g = 0.785 \text{ eV}$ "

(vi) Fermi energy level -
The highest energy level an electron can occupy in valence band at 0K.

Energy Band

Formed due to the interaction of electrons with neighbouring atoms.


(i) First energy band
energy possessed by all first orbit electrons

(ii) second energy band.
Energy possessed by second orbit electrons.

(iii) valence band
Energy possessed by valence electrons.

(iv) conduction band.
Energy possessed by free electrons


(v) Forbidden energy gap $[E_g]$
energy gap



classify solids (conductors, insulators and semiconductors) on the basis of energy band diagram.


conductors (metals)
valence band overlaps conduction band. Therefore electrons from valence band

can move easily to the conduction band.



→ all e^- s in valence band can go to conduction band without any external energy, which is responsible for conduction.

Insulators




→ large forbidden energy gap between valence band and conduction band ($E_g > 3eV$).

→ electrons can go to conduction band from valence band if large amount of energy is supplied.

→ Thus they behave as insulators.

Semiconductors



→ Forbidden energy gap between valence and conduction band is very less
 → Even at room temperature electrons in valence band can escape to conduction band which is responsible for conduction.

Types of Semiconductors

1. Intrinsic semiconductors


→ purest form of semiconductors

→ no. of electron = no. of holes

→ Eg, Si, Ge - tetravalent.

→ Forms covalent bond with other silicon atoms.


→ only due to thermal agitation one or two electrons escape from covalent bond.




leaving a deficiency of 1 electron called hole. that can accept electrons.

→ so trivalent impurity atoms (eg. boron) called acceptor atoms.

→ $n_h > n_e$



Energy Band diagram for p-type Semiconductor.



→ $n_h > n_e$

→ acceptor energy level is just above valence band.

→ Holes are majority carriers and electrons are minority carriers.

2 Extrinsic Semiconductors:

→ Impure form

Doping - process of adding impurities (penta valent or trivalent) with Si or Ge

The impurity atoms are called dopants.

The semiconductor containing impurity atoms is known as extrinsic semiconductor.

Types of extrinsic Semiconductors.

1, P-type Semiconductors.


→ Formed when Si and Ge doped with trivalent impurity.

→ all 3 electrons from boron form covalent bond with Si atom,

- electrons due to thermal agitation.
- Holes due to doping and thermal agitation.

N-type Semiconductors.


- Formed when 'Si' or 'Ge' doped with pentavalent impurity.
- Each pentavalent impurity forms covalent bond with Si atom and donates 1 electron to the semiconductor.
- So pentavalent impurity atom (eg. phosphorus) called donor atom.
- $n_e > n_h$



Energy Band diagram for n-type Semiconductor

- $n_e > n_h$
- Donor energy level is just below conduction band.


- * electrons in conduction band is due to thermal agitation and doping.
- * Holes in valence band due to thermal agitation.
- * electrons are majority carriers and holes are minority carriers.



Differentiate N-type and P-type Semiconductors.

N-type	P-type
1. Formed when Si or Ge doped with pentavalent impurity eg. Phosphorus	1. Formed when Si or Ge doped with trivalent impurity eg. Boron.
2. electrons are majority carriers.	2. Holes are majority carriers.
3. Holes are minority carriers.	3. electrons are minority carriers.
4. $n_e \gg n_h$	4. $n_h \gg n_e$

Explain the formation of PN - Junction diode.
depletion region and barrier potential.



- ⊖ Immobile acceptor atom
- ⊕ Immobile donor atom
- + mobile hole
- mobile electron.

* Dep. one side of 'Si' wafer with trivalent and other portion with pentavalent impurity - forms pn junction diode.

* P type semiconductor has immobile acceptor atom ⊖ and mobile hole +

* N type semiconductor has immobile donor atom ⊕ and mobile electrons -

Diffusion

at the junction diffusion takes place, electrons and holes cross the junction & get neutralised, leaving immobile acceptor ions ⊖ and donor ions ⊕ at the junction.

Depletion region


region which has immobile donor and acceptor ions of width 10^{-4} cm to 10^{-6} cm called depletion region

Internal potential barrier (V_0)


The potential difference across the depletion region due to immobile donor and acceptor ions.

- for Si → IPB is 0.7V at 25°C
- for Ge → IPB is 0.3V at 25°C

* Explain with the help of a circuit diagram how V-I characteristics of a PN-junction diode are obtained in
 (i) Forward bias
 (ii) Reverse bias.



V-I char characteristics in forward bias



* In forward bias, p-type semiconductor is connected to +ve and n-type semiconductor is connected to -ve terminal.

* Increase forward voltage V_F .

* If $V_F < V_0$ majority carriers cannot cross the junction $I_f = 0$

* Still increase V_F , when $V_F > V_0$, I_f increases due to majority carriers.

* In forward biasing the current is due to majority carriers.

* when majority carriers cross the junction, the width of depletion region decreases and vanishes. potential barrier voltage also reduced.

ced.

* Holes in the P-region and electrons in the N-region can flow across the junction without any resistance offered by the potential barrier.


* It results in an exponential rise in current.

* The potential V_F at which this exponential rise of current occurs is called offset, firing or threshold voltage.

$V_T = 0.7V$ for Si & Ge $V_T = 0.3V$.

* The reason for this cumulative effect is when $V_F \uparrow$ speed of electrons and holes increases, knocks out electrons from co-valent bond, e-hole pair created, $\therefore I_F \uparrow$, Heat \uparrow , Temp \uparrow .

Reverse Bias.



* Diode offers high resistance in the reverse bias condition.

* In reverse bias p-type semiconductor is connected to '-'ve terminal and n-type is connected to '+'ve terminal.

* Due to reverse bias, majority carriers are moving away from the depletion region.

* But minority carriers cross the junction.

* It is also called as intrinsic current

* No current in the diode is due to minority carriers (very less)

* If $V_R \uparrow$ $I_R \uparrow$


* Still in case of V_R , collision increases, breaks covalent bond - produces electron hole pair. Due to collision, it breaks many covalent bonds - avalanche effect is produced. This cumulative phenomenon is called avalanche breakdown.

* At this particular voltage (break down voltage) current increases enormously.

* An ideal diode does not conduct in reverse

bias.

V-I characteristic curve for PN junction diode.



Application of PN-junction diode - Rectifier.

What is meant by Rectification?


Rectification


Means conversion of ac into dc.

Rectifier

Electronic Device which converts ac into dc.

Half Wave Rectifier.





principle

- * Junction diode offers low resistance for forward bias and high resistance for reverse bias.
- * Diode conducts when forward biased and does not conduct when reverse biased.

Arrangement.

- * AC to be rectified is applied to the primary of transformer.
- * secondary of transformer is connected to the diode D and load resistance R_L .
- * output voltage is obtained across R_L .

Theory

During +ve half cycle.

- * A is '+ve' w.r.t B.
- * Diode conducts as it is forward biased.

* Potential is dropped across R_L .

During -ve half cycle.


- * A is '-ve' w.r.t B.
- * Diode does not conduct as it is reverse biased.

Thus the Diode D changes ac into dc, the output is unidirectional.

only half of the input ac is rectified. so it is called half wave rectifier.

note: The efficiency is 40.6%.

Full wave Rectifier



Principle

Junction diode conducts when it is forward biased and

does not conduct when reverse biased.

Arrangement.

→ AC to be rectified is applied to primary transformer

→ secondary is connected to D_1 and D_2 and a load resistance R_L to centre tap O .

Theory

1, During positive half cycle.

* S_1 is +ve with respect to O

* S_2 is -ve w.r.t O .

* D_1 conducts as it is forward biased, from right to left through R_L .

* D_2 does not conduct as it is reverse biased.

2, During negative half cycle.

* S_1 is -ve w.r.t O and S_2 is +ve w.r.t O

* D_2 conducts as it is forward biased, from right to left through R_L


* D_1 does not conduct as it is reverse biased.

Thus both

'+'ve and '-'ve half

cycles are rectified (5) - called full wave rectifier.



* It is unidirectional
* Efficiency is 81.2%.



Filters

* The output obtained from a junction diode rectifier is unidirectional but pulsating.

* The filters filter out the ac ripple and gives a pure dc voltage.



- filters
- series inductor filter
 - shunt capacitor filter.


Zener Diode

* symbol




- * Both p and n sides of a Zener diode is heavily doped
- * width of depletion region $< 10^{-6}m$.
- * Electric field of the junction is very high ($-5 \times 10^6 V/m$)
- * Zener diode is operated in reverse bias-break down region.
- * At the break down voltage V_Z , for large variation of I , there is an insignificant variation in voltage.

VI characteristics:



Voltage regulator - working




- * The unregulated dc voltage from the rectifier is connected Zener diode (D) through a series resistance (R_S)
- * R_L is connected across Zener diode where regulated voltage is collected.
- * when dc current \uparrow
 $I_{R_S} \uparrow, I_Z \uparrow$
- * as $I_{R_S} \uparrow, V_{R_S} \uparrow$ without changing the Zener voltage $V_Z - \text{constant}$
- * If DC current decreases $\downarrow, I_{R_S} \downarrow$ and $I_Z \downarrow$
- * as $I_{R_S} \downarrow, V_{R_S} \downarrow$ without changing the Zener voltage $V_Z - \text{constant}$.
- * Reason :- For a large variation of current voltage remains same in the reverse bias region.

The voltage across R_L remains constant

* Hence Zener diode acts as voltage regulator

NB:- If input decreases due to fluctuation, current through Zener diode and R_S decreases. Voltage drop across R_S decreases without any change in voltage in Zener diode

PHOTO DIODE



* Photo diode is an opto-electronic device
 * It has a transparent window for the light to fall. It is operated in reverse bias region.
 * Photo diode is used to detect optical signal only if energy of light falling on it is greater than the energy gap ($E > E_g$) of the semi-


conductor. (6)
 * when light ray of energy ($E > E_g$, $E = h\nu$) fall on a transparent window of photo diode, electron-hole pairs are formed & then separated.

* Due to electric field electrons are collected on n-side and holes are collected on P-side result in emf.

* when load resistance (R_L) is connected by reverse bias, photo current in μA flows through the circuit.



* on increasing the intensity of light photo current also increases.
 photo current \propto Intensity

* V-I characteristics of photo diode



where I_1, I_2, I_3 are the intensities.

Light Emitting Diode (LED)




* It is a heavily doped p-n junction which under forward bias emits spontaneous radiation

* when forward biased e-h recombine near the junction and energy is released in the form of photons ($E = h\nu = \frac{hc}{\lambda}$)

* As reverse breakdown voltage of LED is very low, care must be taken

* LEDs can emit red, yellow, orange, green, blue light etc.


* GaAs - LED ($E_g \sim 1.9\text{eV}$) used to make IR LEDs




* is forward biased LED.

uses

- 1, Display in watches, calculators etc
 - 2, Infrared LEDs (IR LEDs) are used in Burglar-alarm systems
 - 3, Indicator lamps.
 - 4, Advanced display (AMOLED's, OLED's) and lighting systems.
- Advantages
- 1, low operational voltage & less power
 - 2, long life
 - 3, Fast action & no warm up time required.



Solar Cell



converts light energy into electrical energy.

eg, Si, Ge, selenium etc.

principle - same as photodiode [but no need to give external biasing]

→ a solar cell has a p-type semiconductor of thickness $300\mu\text{m}$ Si wafer with metal coating on one side called back contact.

→ It has n-type semiconductor of thickness $0.3\mu\text{m}$ Si wafer with a metallic grid called front contact.

→ when solar energy falls on solar cell three processes takes place.

(a) Generation of e's & holes.

(b) separation of e's & holes.

(c) collection of e's & holes.

* Thus e's on n-side and holes on p-side collected due to potential difference in the depletion region.

* when an external load is connected a photo current I_L flows through the load.


note: - electrons reaching n side are collected by front contact & holes reaching p-side are collected by the back contact giving rise to photo voltage.

uses

1, power electronic devices in satellites and space vehicles

2, calculators

V-I characteristic




* It is in fourth quadrant because solar cell does not draw current but supplies the same to the load.

TRANSISTOR

A transistor has three doped regions forming two p-n junctions between them.

(a) n-p-n transistor.


p type transistor is sandwiched between two n type semiconductors



(b) p-n-p transistor

n-type semiconductor is sandwiched between 2 p type

semiconductors.



Emitter

- * Heavily doped
- * To emit majority carriers
- * Physical size is moderate

Base

- * lightly doped
- * physically very thin


Collector

- * moderately doped
- * physically larger
- * To collect majority carriers.

→ How to bias a Transistor?

1. Emitter - base junction should be forward biased to emit majority carriers.
2. collector - base junction should be reverse biased to collect the majority carriers.

→ Working of Transistor



* Emitter base junction should be always forward bias to emit majority carriers.

* collector base junction should be reverse biased to collect majority carriers.

* majority carriers (e's in n region) are repelled by biasing voltage V_{EE} and injected to base region.

* In the base electrons are minority carriers, injected electrons from the emitter combined with holes in base and get neutralised [very small fraction] I_B

* The remaining majority carriers are collected by collector due to the reverse bias of common base junction

* according to kirchoff's law

$$I_E = I_B + I_C$$

configurations of transistor

1. common base configuration [CB]
2. common emitter configuration [CE]
3. common collector configuration [CC]

(1) common base configuration.

(a) Input resistance

$$R_i = V_{EB} / I_E$$


(b) output resistance

$$R_o = V_{CB} / I_c$$


(c) current gain

$$\alpha_{dc} = I_c / I_E$$

$$\alpha_{ac} = \Delta I_c / \Delta I_E$$



common collector confi 8
guration.



$$R_i = \frac{V_{BC}}{I_B}$$


$$R_o = \frac{V_{CE}}{I_c}$$

current gain

$$\gamma_{dc} = I_E / I_B$$

$$\gamma_{ac} = \Delta I_E / \Delta I_B$$

2; Common emitter configura
tion



Relationship between α
and β

$$\alpha = \frac{I_c}{I_E}, \quad \beta = \frac{I_c}{I_B}$$

Kirchhoff's law

$$I_E = I_B + I_c \quad \dots \textcircled{1}$$

$$\textcircled{1} \div I_c$$

$$\frac{I_E}{I_c} = \frac{I_B}{I_c} + 1$$

$$\frac{1}{\alpha} = \frac{1}{\beta} + 1$$

$$\frac{1}{\beta} = \frac{1}{\alpha} - 1$$

$$\frac{1}{\alpha} = \frac{1 + \beta}{\beta}$$

$$\alpha = \frac{\beta}{1 + \beta}$$

OR

$$\frac{1}{\beta} = \frac{1}{\alpha} - 1$$

(a) $R_i = V_{BE} / I_B$

(b) $R_o = V_{CE} / I_c$

current gain


$$\beta_{dc} = I_c / I_B$$

$$\beta_{ac} = \Delta I_c / \Delta I_B$$

$$\frac{I}{B} = \frac{1-\alpha}{\alpha}$$

$$\beta = \frac{\alpha}{1-\alpha}$$


STATIC CHARACTERISTICS OF TRANSISTOR



(a) Input characteristic

- * Keep V_{CE} constant
- * Increase V_{BE} and measure I_B .
- * Plot a graph V_{BE} versus I_B - called input characteristic.
- * To repeat the experiment, keep V_{CE} at some other constant value and again repeat the same.

→ Input characteristic curve




$$R_i = \left(\frac{\Delta V_{BE}}{\Delta I_B} \right)_{V_{CE}}$$

Input resistance is the ratio between small change in base emitter voltage to the small change in base current at constant collector-emitter voltage.

(b) Output characteristic

- * Keep I_B constant
- * Increase V_{CE} and measure I_C
- * Plot a graph V_{CE} versus I_C - called output characteristic.
- * To repeat the experiment, keep I_B at some other constant value and repeat the same.

* output characteristic curve



* OA - saturation line.

→ cutoff region

Region below

$$I_B = 0 \mu A$$

both input and output are reverse biased

→ saturation region

* Region left to OA - saturation line.

* Both Input and output are forward biased.

→ Active region


* Input forward biased and output reverse biased.

* Region above $I_B = 0 \mu A$

$$R_o = \left(\frac{\Delta V_{CE}}{\Delta I_C} \right)_{I_B}$$

Output resistance is the ratio between small change in collector emitter voltage and collector current.

(c) Transfer characteristic.




* Increase I_B and measure I_C

* Plot a graph I_B versus I_C

* current gain $\beta = \frac{\Delta I_C}{\Delta I_B}$

TRANSISTOR - AMPLIFIER




* Transistor used as amplifier in active region.

* c and c' - capacitor will not allow dc voltages for amplification

* V_{BB} and V_{CC} - dc voltages for biasing.

Amplification

For a small change in base current (ΔI_B), there is a great variation collector current (ΔI_C). It results in the amplification of input signal.



current gain (β)

It leads to gain

is current. [Ratio of change in collector current to change in base current.]

$$\beta_{ac} = \frac{\Delta I_c}{\Delta I_B} = \frac{i_c}{i_B}$$

(b) Voltage gain (A_V)

It is the ratio of output voltage to input voltage.

$$A_V = \frac{V_o}{V_i} = \frac{\Delta V_{CE}}{\Delta V_{BE}}$$

$$A_V = \frac{\Delta I_c R_c}{\Delta I_B R_B}$$

$$A_V = \beta_{ac} \frac{R_L}{R_i}$$

$$\begin{aligned} R_B &= R_i \\ R_C &= R_L \\ \frac{\Delta I_c}{\Delta I_B} &= \beta_{ac} \end{aligned}$$

$$A_V = -\beta_{ac} \frac{R_L}{R_i}$$

-ve sign indicates V_o is out of phase by 180° from V_i

(c) Power gain (A_P)

$$\begin{aligned} A_P &= A_V \times \beta_{ac} \\ &= \beta_{ac} \frac{R_L}{R_i} \beta_{ac} \end{aligned}$$

$$A_P = \beta_{ac}^2 \frac{R_L}{R_i}$$

(d) Reason for 180° phase

difference between V_i and V_o

$$V_{BB} = V_{BE} + I_B R_B$$

$$V_{CC} = V_{CE} + I_C R_C$$

V_{CE} is the output voltage

$$V_{CE} = V_{CC} - I_C R_C$$

$$V_o = V_{CE} = V_{CC} - I_C R_C$$

(i) If input voltage (V_i) decreases input current (I_B) decreases, w/p current I_C decreases.
 $I_C \downarrow \Rightarrow V_o \uparrow$ (increases)
 $\Rightarrow V_i \downarrow \Rightarrow V_o \uparrow$

(ii) If V_i increases $I_B \uparrow$
 $I_C \uparrow \Rightarrow V_o \downarrow$
 $\Rightarrow V_i \uparrow$ (increases) $V_o \downarrow$
 \therefore phase difference between V_o and V_i is 180° .

(e) Trans conductance (g_m)

$$g_m = \frac{\Delta I_c}{\Delta V_{BE}} = \frac{\Delta I_c}{\Delta I_B R_i}$$

$$g_m = \frac{\beta_{ac}}{R_i}$$

LOGIC GATES


* The circuit which gives logical relationship between input and output.

* The algebra used in logic gates is boolean algebra.

* A digital circuit with one or more input signals but only one output signal is called a logic gate.


OR gate

An OR gate has two or more inputs with one output. The logic symbol and truth table are shown.



input		output
A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1


→ Truth Table




fig(i)

fig(ii) → If A/B closed (1) bulb glows.

AND Gate




input		output
A	B	$Y = AB$
0	0	0
0	1	0
1	0	0
1	1	1




NOT gate

The NOT gate or inverter is the simplest of all logic gates. It has only one input and one output.



Input	output
A	Y
0	1
1	0


NOR gate



Truth table

A	B	A+B	$Y = \overline{A+B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

NAND gate



Truth table

A	B	A · B	$Y = \overline{A \cdot B}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

NAND & NOR gates are called universal gates because we can obtain all gates using NAND and NOR gates.

INTEGRATED CIRCUITS

The concept of fabricating an entire circuit on a small single block of a semiconductor is known as IC

* consisting of passive components — R, C
active components — diode, transistor.

Types of IC

(i) Monolithic IC :- Active and passive components are fabricated on a single silicon wafer

(ii) Hybrid IC :- Active and passive components are fabricated on separate silicon wafer.

* Analog IC :- gives continuous variation of signal

* Digital IC :- not continuous only '0' or '1'.

Different levels of IC

(i) Small scale Integration (SSI)
no of gates < 10

(ii) Medium scale Integration (MSI) at high power.

ND of gates
between 10 and 100.

(iii) Large scale Integration (LSI)

logic gates
between 100 - 10,000

(iv) Very large scale Integration (VLSI)

logic gates
more than 10,000
eg, micro-processor chips.

(v) Ultra large scale Integration (ULSI)

gates $> 10^6$

Advantages of IC

- (i) Low cost
- (ii) high reliability
- (iii) shock-proof
- (iv) require low power

Disadvantages of IC

- (i) Transformers, inductors, capacitors of high value cannot be fabricated.
- (ii) If any part of IC is out of order entire IC needs to be replaced.
- (iii) cannot be operated